Nonvolatile memory devices utilizing ZnO nanoparticles (NPs) embedded in an amorphous carbon (a-C) dielectric layer were investigated by capacitance-voltage (C-V ) measurements. C-V curves for the Al/ZnO NPs embedded in an amorphous carbon layer/SiO 2 /p-Si capacitor at 298 K showed a clockwise hysteresis with flat band voltage shift due to charge trapping in the ZnO NPs. Capacitance-time measurements showed that the devices exhibited excellent memory retention ability under ambient conditions. Operating mechanism for the memory devices was proposed based on the C-V results. #
T hree-dimensionally confined nanoparticles (NPs) embedded in insulating materials have been currently receiving considerable attention because of their potential applications in high-density nonvolatile flash memory devices. [1] [2] [3] [4] [5] In comparison with convention floating gate memories, ultra-high storage capacity can be achieved by utilizing the nanoscale floating gate with lower power consumption. Silicon dioxide (SiO 2 ) film has been used as dielectric layer to confine the NPs, however, the consequent high parasitic capacitance and cross-talk interference has become a drawback for the high-density memory devices. 6) Low dielectric materials, such as fluorinated silicon dioxide (SiOF) and fluoropolymer, have been tried as possible solutions to this problem. [7] [8] [9] However, their poor thermal stability and high electric leakage possibility have hindered their use as dielectric layer in high-density memory devices. Amorphous carbon (a-C) film is a promising candidate for the new low-k material because it satisfies the requirements such as low dielectric constant, good thermal stability, higher mechanical strength and good adhesion to neighboring layers. 10) In this work, a-C was deposited on p-type silicon substrate as dielectric layer by using filtered cathodic arc deposition technique. In order to avoid electric leakage, we designed a SiO 2 /a-C heterostructure for the memory device based on ZnO NPs. The memory effect of the structure Al/ ZnO NPs embedded in a-C layer/SiO 2 /p-Si was investigated by using capacitance-voltage (C-V) measurements.
The p-type Si wafer acting as substrate in the memory device was alternately cleaned with a chemical cleaning procedure by using acetone and methanol solutions. A 10-nm-thick SiO 2 layer was formed on p-Si substrate by using plasma enhanced chemical vapor deposition (PECVD). A 30 nm thin film of a-C was grown on the surface of SiO 2 at room temperature using C ions generated from a dual-bend filtered cathodic arc deposition system operating with a 99.999% pure graphite target at an arc current of 60 A.
11) A ZnO NPs layer was formed on a-C layer by using spincoating technique. Then another 30 nm a-C layer was deposited on ZnO NPs layer using the same procedure as the first a-C layer to form a sandwich structure, followed by the sputtering deposition of an Al layer with a thickness of about 100 nm. The schematic diagram of the device structure is shown in Fig. 1 
(a).
The ZnO NPs were purchased commercially. Figure 1(b) shows the scanning electron microscope (SEM) image of ZnO NPs distributed on the surface of a-C layer. The diameter of the ZnO NPs is estimated to be about 20 nm. Even though some aggregation can be observed in the SEM image, the real surface density of the ZnO NPs can be estimated to be about 1 Â 10 10 /cm 2 . It was shown that the ZnO NPs are randomly distributed on the surface of the a-C layer.
The C-V curves measured at 1 MHz for the Al/ZnO NPs embedded in a-C layer/SiO 2 /p-Si structure, as obtained by sweeping the applied voltage between the inversion and the accumulation regions, are shown in Fig. 2 . The C-V curves show metal-insulator-semiconductor (MIS) behaviors with charge trap regions, and the C-V behavior is similar to that of the MIS memories with floating gates containing Si nanocrystals. 12) Clockwise hysteresis is clearly observed in the C-V characteristics, indicative of the existence of sites occupied by charges. The presence of such sites is attributed to charging and discharging of the ZnO NPs.
13) The flat band voltage shift of the C-V curve at the sweep loop from À12 to 12 V, which originates from charge accumulation and depletion due to variations in the applied voltage, is approximately 7 V, as shown in Fig. 2 . The C-V curve for sample without ZnO NPs under the identical measurement conditions showed no hysteresis. Therefore, the C-V hysteresis for the memory device containing ZnO NPs shown in Fig. 2 is attributed to charges trapped in the embedded ZnO NPs, a clear indication of the memory effect in the capacitor containing ZnO NPs embedded in a-C layers.
The clockwise hysteresis of the C-V curves indicates not only charge trapping in the ZnO NPs through the injection of electrons from the p-Si substrate into the NPs but also the subsequent emission of electrons from the ZnO NPs to the substrate. 12) While the flat band voltage shift of the C-V hysteresis increases with increasing positive applied bias voltage, it does not shift significantly with changing negative applied bias voltage because holes do not contributed to the charge trapping process. When a forward bias voltage is applied to the gate electrode, the accumulated electrons in the inversion layer of p-Si substrate can tunnel though the a-C layer, and subsequently they are captured by the ZnO NPs. The electronic structure of ZnO NPs sandwiched between the a-C layers is shown in Fig. 3 . The captured electrons in the ZnO NPs generate the internal electric field and the consequent flat band voltage shift in the C-V hysteresis. 14) When a reverse gate voltage is applied to the capacitor, the electrons captured in the ZnO NPs are released to substrate, resulting in the performance of the erasing process. 15) The voltage-dependent behavior of the C-V characteristics can also be explained by using the charge capture model of the floating ZnO NPs. When the bias voltage is small, relatively small amount of the electrons injected from the p-Si substrate are captured in the ZnO NPs. More electrons can tunnel into the ZnO NPs layer with increasing bias voltage, and they are trapped in the electronic sub-band of the ZnO NPs, resulting in an increase in the flat-band voltage shift of the C-V curves, as shown in Fig. 3 . Because the electron density inside the ZnO NPs can be controlled by changing the applied bias voltage, the electronic properties of the fabricated devices may be applicable to the multilevel operation by quantizing the electrons charged in the nano-floating gate for a nonvolatile flash memory. 16 ) Similar operating mechanisms have been described for the memory devices based on ZnO/polyimide nanocomposite. 17) However, the excellent thermal stability of a-C may provide an obvious advantage over polyimide as dielectric layer in memory devices.
Charge retention characteristic for the capacitor Al/ZnO NPs embedded in a-C layer/SiO 2 /p-Si is shown in Fig. 4 . The capacitor containing ZnO NPs were charged for 2 s at a bias voltage of À20 V, followed by capacitance-time (C-t) measurements under a stress voltage of 5 V applied to the top Al electrode. The main mechanism for the degradation in retention process is related to the direct back tunneling of the trapped charges to the p-Si substrate. 18) After the capacitance of the device decay fast at an initial stage, the subsequent decay of the capacitance is only 0.4% after a period of 800 s, indicative of the excellent retention ability of the memory devices. In summary, nonvolatile memory device based on ZnO NPs embedded in a-C layer was investigated by using C-V measurements. SEM image showed that the ZnO nanoparticles were randomly distributed in the a-C matrix. The C-V curves for Al/ZnO embedded in a-C layer/SiO 2 /p-Si capacitor at room temperature showed a MIS behavior with a large flat band voltage shift due to the existence of the ZnO NPs, and the flat band voltage shift of the C-V curves increased with increasing of applied voltage. Charge retention characteristics measured at ambient condition showed that the memory devices had excellent retention ability. The working principle of the memory device was proposed on the basis of C-V results.
